Abstract -Thin LaTiON gate dielectric is deposited on Ge (100) substrate by reactive co-sputtering of La203 and Ti targets under different Ar/N 2 ratios of 24/3, 24/6, 24/12, and 24/18, and their electrical properties are investigated and compared. Results show that the LaTiON gate-dielectric Ge MOS capacitor prepared at an Ar/N 2 ratio of 24/6 exhibits highest relative permittivity, smallest capacitance equivalent thickness, and best electrical characteristics, including low interface-state density, small C-V hysteresis and low gate leakage current. This is attributed to the fact that a suitable N content in LaTiON can effectively suppress the growth of low-k GeO x interfacial layer between LaTiON and Ge substrate.
INTRODUCTION
As Si-based metal-oxide-semiconductor field-effect transistor (MOSFET) is approaching its limit, germanium MOSFETs with high relative permittivity (high k) gate dielectrics are extensivel y discussed as alternative candidates for future CMOS technology. La203 is considered as one of the most promising high-k materials due to its large bandgap (5~6 eV) [1] [2] , relatively large k value (~25) [2] [3] [4] , high electrical breakdown field strength and good thermal stability [1, 5] when contacting with Si. Recently, it was reported that La203 thin film also showed many advantages when contacting with Ge, including low interface-state density, very small frequency dispersion and hysteres is due to formation of a stable lanthanum germanate [6] [7] [8] . However, a relatively low permitt ivity for lanthanum germanate due to Ge diffusion into high-k dielectric prevents further decrease in equivalent oxide thickness [7] .
Ti addition has been studied by several groups to increase the permittivity of Hf-based oxide because of the extremely high relative permittivity of Ti-based oxides (~80) [9] [10] . Higher permittivity has been obtained with Ti increase while leading to gate leakage current increase [11] . On the other hand, N incorporation in HtD 2 results in beneficial characteristics including reduction of gate leakage current, improved thermal stability of the dielectric material, due to suppression of the onset of crystallization [12] [13] . In view of of the two effects, it is expected that good properties can be achieved by simultaneously incorporating Ti and N into La203 thin film, when suitable Ti and N contents are chosen . In this work, Ge MOS capacitors with LaTiON thin gate dielectrics deposited under various ArIN 2 ratios (24/3, 24/6, 24/12, and 24/18) are fabricated and the impacts of N content on their electrical properties are examined. It is found that the k value, interface-state density, gate leakage current and C-V hysteresis of these MOS capacitors strongly depend on the N content in the LaTiON film. When N content is controlled at a suitable value, good electrical properties can be obtained for the MOS devices . 
II. EXPERIMENTS
Ge substrate used was Sb-doped n-type Ge (100) wafers with a resistivity of 0.10~0.11 Ocm. The wafers were cleaned in organic solvents , and lastly with de-ionized water rinsing followed by 30-s diluted HF (1:50) dipping for several cycles to remove the native oxide, leaving a H-terminated surface . After drying in N 2 , LaTiON thin film was deposited by reactive co-sputtering of La203 and Ti targets at different hence a thicker GeO x interfacial layer. Fig. 3 Fig.2 , is indicative of negative Qox in the LaTiON gate dielectric, which probably originates from the acceptor-like interface and near-interface traps generated mainly by the Ge diffusion from the substrate to the high-k layer. The larger Qox's for those LaTiON films deposited under large or small ArIN 2 ratio than that deposited at an ArIN 2 ratio of 24/6 should be related to more acceptor-like interface and near-interface traps in their thicker interfacial layer. The D u is extracted from the I-MHz C-V curve using the Terman's method [16] for the purpose of comparison. The interface states arise from the presence of dangling bonds and/or defects at the dielectric/Ge interface. The samples prepared under small or large ArIN2 ratio introduce more defects at/near the dielectric/Ge interface due to the growth of thicker low-k GeO x interfacial layer, resulting in higher D u , which is demonstrated by the distortion of the C-V curves To determine the thickness and structural aspects of the LaTiON films, high-resolution transmission electron microscopy (TEM) image is taken and depicted in Fig.l for the sample with an ArIN2 ratio of 24/6. From the image, it can be found that the physical thickness of the LaTiON gate dielectric is~7.55 nm, which is consistent with that (~7.50 nm) measured by ellipsometer. Thus, the growth rate of the LaTiON film can be determined to be~0.5 nm/min for the samples. It can be seen that negligible interfacial layer between the high-k dielectric and Ge substrate can be observed. This should be ascribed to the inhibiting effect of the incorporated N in the dielectric against 0 and Ge inter-diffusions, and thus suppressing the growth of interfacial layer at the surface of the Ge substrate [14] . Typical HF C-V curves measured at I-MHz frequency for the LaTiON gate-dielectric MOS capacitors prepared under different Ar/N2 ratios are shown in Fig. 2 . The capacitor prepared at an Ar/N2 ratio of 24/6 exhibits the largest accumulation capacitance (Cox). This result suggests that the N content in LaTiON film prepared at the ArIN2 ratio of 24/6 is optimal for suppressing the growth of low-k germinate and germanium oxide on the Ge substrate. Thus, it can be reasonably speculated that the LaTiON film deposited under a high ArIN 2 ratio (higher than 24/6, implying a small N2 flow rate) would give an insufficient N corporation in the dielectric film, and thus could not effectively block the inter-diffusions of 0 and Ge, resulting in the formation of a thicker low-k GeO x interfacial layer. On the other hand, for small ArIN 2 ratio (lower than 24/6), i.e. large N 2 flow rate, a high concentration ofN plasma species react with the Ge substrate and too much N may produce interfacial strain, giving rise to the growth of germanium oxide [15] , and III. RESULTS AND DISCUSSION flow rate of500 mllmin at 500'C for 5 min. Subsequently, Al was evaporated and patterned by lithography as gate electrodes with an area A = 7.85xlO-5 em", followed by a forming-gas annealing (FGA) at 300°C for 20 min. High-frequency (HF, I-MHz) capacitance-voltage (C-V) curves were measured by HP4284A precision LCR meter. Gate leakage current was measured by HP4156A precision semiconductor parameter analyzer. Physical thickness of the gate dielectrics was determined by a multi-wavelength ellipsometer and TEM.
in the weak inversion region (see Fig. 2 ). The hysteresis of the C-V curve is measured by sweeping in both directions and hysteresis voltages of the samples are shown in Fig. 4 . The hysteresis results from the trapping and detrapping of charges at slow states or deep-level traps while sweeping back and forth over the voltage range. Obviously, a large hysteresis occurs in the LaTiON films deposited under small or large ArIN z ratio, implying the presence of a large amount of defects in the dielectric films. Again, small hysteresis is observed for the sample deposited at an ArIN z ratio of24/6, indicating largely reduced defects due to appropriate N incorporation in the LaTiON film. The gate leakage properties of the LaTiON gate-dielectric MOS capacitors deposited under different ArIN z ratios are illustrated in Fig. 5 . At a gate voltage of I V, the gate leakage current density of the MOS capacitor prepared under an Ar/N z ratio of 24/6 (even with the thinnest physical thickness of gate dielectric) is lower than those of the other samples . This is ascribed to its less defects at the interface and in the dielectric film, and thus less leakage paths created, due to suitable N incorporation in the LaTiON film for effectively suppressing the growth of low -k GeO x interfacial layer between the Ge substrate and gate dielectric, as mentioned above.
IV. SUMMARY
Ge MOS capacitors with LaTiON as gate dielectric deposited at various ArIN z ratios (24/3, 24/6, 24/12, and 24/18) have been fabricated, and the impacts of N content in the LaTiON film on the electrical properties of MOS capacitors have been investigated . A turnaround of the electrical properties with increase of Ar/N z ratio is found, with an optimal ArIN z ratio of 24/6. This implies that there exists an optimal N content for LaTiON used as gate dielectric, at which the deposited film can effectively suppress the growth of low-k GeO x interfacial layer due to suitable N incorporation in the LaTiON film, leading to less defects at the interface and in the dielectric film. In our case, the LaTiON gate-dielectric Ge MOS capacitor prepared at an ArINz ratio of 26/4 exhibits increased k value, decreased CET, improved interface quality, low gate leakage current and small C-V hysteresis . 
